



03/10/00

BIRCH, STEWART, KOLASCH & BIRCH, LLP

TERRELL C BIRCH
 RAYMOND C STEWART
 JOSEPH A KOLASCH
 JAMES M. SLATTERY
 BERNARD L SWEENEY*
 MICHAEL K MUTTER
 CHARLES GORENSTEIN
 GERALD M MURPHY, JR
 LEONARD R SVENSSON
 TERRY L. CLARK
 ANDREW D MEIKLE
 MARC S WEINER
 JOE MCKINNEY MUNCY
 ROBERT J KENNEY
 DONALD J DALEY
 JOHN W BAILEY
 JOHN A CASTELLANO, III
 GARY D YACURA
 OF COUNSEL
 HERBERT M BIRCH (1905-1996)
 ELLIOT A GOLDBERG*
 WILLIAM L GATES*
 EDWARD H VALANCE
 RUPERT J BRADY (RET)*

*ADMITTED TO A BAR OTHER THAN VA

INTELLECTUAL PROPERTY LAW
 8110 GATEHOUSE ROAD
 SUITE 500 EAST
 FALLS CHURCH, VA 22042-1210
 U S A
 (703) 205-8000

FAX (703) 205-8050
 (703) 698-8590 (G IV)

e-mail: mailroom@bskb.com
 web: http://www.bskb.com

CALIFORNIA OFFICE:
 COSTA MESA, CALIFORNIA

THOMAS S AUCHTERLONIE
 MICHAEL R CAMMARATA
 JAMES T ELLER, JR
 SCOTT L LOWE
 MARK J NUEL, Ph D
 DARIN E. BARTHOLOMEW*
 D RICHARD ANDERSON
 PAUL C. LEWIS
 W KARL RENNER
 MARK W MILSTEAD*
 JOHN CAMPA*

REG. PATENT AGENTS:
 FREDERICK R HANDREN
 ANDREW J TELESZ, JR
 MARYANNE ARMSTRONG, Ph D
 MAKI HATSUMI
 MIKE S RYU
 CRAIG A McROBBIE
 GARTH M DAHLEN, Ph D
 LAURA C LUTZ
 ROBERT E GOOZNER, Ph D
 HYUNG N SOHN
 MATTHEW J LATTIG
 ALAN PEDERSEN-GILES
 JUSTIN D KARJALA
 C KEITH MONTGOMERY

jc678 U.S. P10
 09/522707
 03/10/00

Date: March 10, 2000Docket No.: 2185-0408P-SP

Honorable Commissioner of Patents
 and Trademarks
 Washington, D.C. 20231

Sir:

As authorized by the inventor(s), transmitted herewith for filing
 is a continuation-in-part application of Application No.
09/396,942 filed on March 19, 1999. The
 present application is filed on behalf of the inventor(s)
 according to the provisions of 37 CFR 1.41(c).

Inventor(s): HIRAMATSU, Kazumasa; MIYAKE, Hideto;
 MAEDA, Takayoshi; IYECHIKA, Yasushi

For: III-V COMPOUND SEMICONDUCTOR

Enclosed are:

- X A specification consisting of 23 pages
- X 02 sheet(s) of Formal drawings
- X Executed Declaration in accordance with 37 CFR 1.64 will follow
- Certified copy of Priority Document(s)
- X Information Sheet
- Preliminary Amendment

Information Disclosure Statement, PTO-1449 with reference(s)

X Priority of application No(s):
11-066743, 11-236979, 2000-033293
 filed in Japan on
March 12, 1999, August 24, 1999, February 10, 2000
 is(are) claimed under 35 USC 119. See attached copy of the Letter
 claiming priority filed in the prior application on

A verified statement to establish small entity status under 37
 CFR 1.9 and 37 CFR 1.27

X Amend the specification by inserting before the first sentence:
 --This application is a continuation-in-part of application
 No. 09/396,942 filed on September 15, 1999, the
 entire contents of which are hereby incorporated by reference.--

An extension of time for _____ month(s) until
 _____, has been submitted in parent application
 No. _____ in order to establish copendency
 with the present application.

X Other Co-pending Letter

The filing fee has been calculated as shown below:

LARGE ENTITY				SMALL ENTITY	
FOR	NO. FILED	NO. EXTRA	RATE FEE		RATE FEE
BASIC FEE	*****	*****	*****	or	****
	*****	*****	***** \$690.00		**** \$345.00
	*****	*****	*****		****
TOTAL CLAIMS	16 - 20 =	0	x18 =\$ 0.00	or	x 9 = \$ 0.00
INDEPENDENT	2 - 3 =	0	x78 =\$ 0.00	or	x 39 = \$ 0.00
MULTIPLE DEPENDENT CLAIM PRESENTED <u>yes</u>			+260 = \$260.00	or	+130 = \$ 0.00
TOTAL \$ 950.00				TOTAL \$ 0.00	

000T E 0 2046660

III-V COMPOUND SEMICONDUCTOR

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a III-V compound semiconductor expressed by the general formula $\text{In}_a\text{Ga}_b\text{Al}_c\text{N}$ (where $a + b + c = 1$, $0 \leq a \leq 1$, $0 \leq b \leq 1$, $0 \leq c \leq 1$).

Description of the Related Art

III-V compound semiconductors expressed by the general formula $\text{In}_a\text{Ga}_b\text{Al}_c\text{N}$ (where $a + b + c = 1$, $0 \leq a \leq 1$, $0 \leq b \leq 1$, $0 \leq c \leq 1$) can be used as materials for high efficient light emitting devices ranging from the ultraviolet to the visible region of the electromagnetic spectrum, since their direct band gap corresponding to ultraviolet to red is adjustable by varying the composition of the group III elements. Furthermore, since these compound semiconductors have a large band gap compared with commonly used semiconductors such as Si and GaAs, in theory it is possible to fabricate electronic devices having excellent environmental resistance by utilizing the characteristic that they can retain the property as semiconductors at such high temperatures that make conventional semiconductors inoperable.

In the case of such compound semiconductors, however,

since it is extremely difficult to grow a large crystal because of their very high vapor pressure near the melting point, it is not possible to obtain a crystal of practical size that can be used as the substrate for semiconductor device fabrication. Accordingly, in the fabrication of the compound semiconductor, usually sapphire, SiC, or other material having a similar crystal structure to that of the compound semiconductor, and capable of producing a large crystal, is used as the substrate on top of which the compound semiconductor is epitaxially grown. Using such a method, it has become possible to obtain a crystal of the compound semiconductor of relatively good quality. Even then, it is difficult to reduce crystal defects resulting from the difference in lattice constant or thermal expansion coefficient between the substrate material and the compound semiconductor, and a defect density of about 10^8cm^{-2} or more usually results.

On the other hand, there has been reported a technique for obtaining a compound semiconductor with reduced defect density, using as the base the compound semiconductor having a high crystal defect density such as described above (Jpn. J. Appl. Phys., Vol. 36, page L899, 1997). That is, the high defect density compound semiconductor (hereinafter sometimes called the base crystal) is covered with a SiO_2 pattern, leaving therein microscopic openings, and a second crystal

growth is performed on top of that (hereinafter, the second crystal growth may be called the regrowth). An outline of this method will be described with reference to Figure 1.

First, in the early stage of the regrowth, no crystal growth occurs on the pattern, but crystal growth occurs only in the openings, that is, selective growth occurs. When the crystal growth further continues from this stage, the crystal grown in each opening spreads over the pattern, resulting in a structure burying the pattern therebelow. Though steps remain on the regrown crystal surface immediately after the pattern burying, the steps on the regrown surface are gradually smoothed as the crystal growth progresses and, finally, a flat crystal surface can be obtained.

So far, the following two methods are reported as viable methods for reducing crystal defects in the compound semiconductor by the fabrication of the above-described buried structure. The two methods are a hydride vapor phase epitaxy method (hereinafter sometimes called the HVPE method) and a metal organic vapor phase epitaxy method (hereinafter sometimes called the MOVPE method). These methods, however, have involved the following problems.

First, in the case of the HVPE method, it is known that the compound semiconductor grown over the pattern is oriented at a slightly different angle than the base crystal while the crystal grown over the opening has the crystal orientation

aligned with that of the base crystal (Appl. Phys. Lett., Vol. 73, page 481, 1998). Accordingly, the crystal grown over the pattern and the crystal grown over the opening are not aligned in crystal orientation, their interface forming a so-called low angle grain boundary where many edge dislocations are contained. As the regrown crystal increases in thickness, the crystal orientation gradually aligns, but the film thickness where edge dislocations do not occur is required to be about 60 μm or greater. Growing such a thick film not only consumes much time, but also involves the problem that the distortion due to the difference in thermal expansion coefficient between the regrown crystal and the substrate crystal increases. The internal distortion of the substrate causes deformation of the substrate, which in turn causes a problem in crystal growth and, hence, a fabrication problem in the usual semiconductor process.

An object of the present invention is to provide a III-V compound semiconductor in which the occurrence of low angle grain boundaries is suppressed.

SUMMARY OF THE INVENTION

The present invention concerns (1) a III-V compound semiconductor having a layer formed from a first III-V compound semiconductor expressed by the general formula $\text{In}_u\text{Ga}_v\text{Al}_w\text{N}$ (where $0 \leq u \leq 1$, $0 \leq v \leq 1$, $0 \leq w \leq 1$, $u + v + w = 1$), a pattern formed on the layer from a material different not

devices encompassed by the present invention and electronic devices that can contain the same, but not being limited thereto, are light emitting diodes (LED), laser diodes (LD), and the like.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a diagram showing how regrowth proceeds on a pattern according to the prior art.

Figures 2A and 2B provide a diagram showing X-ray rocking curves for different directions of incidence to the pattern stripe (Parallel-Figure 2A; Normal-Figure 2B) in Example 1 and Comparative Example 1.

The denotations used in figure 1 are as follows.

- 1: a layer (base layer) formed from first III-V compound semiconductor
- 2: a pattern formed from material different from first and second III-V compound semiconductors
- 3: a layer (regrown layer) formed from second III-V compound semiconductor

DETAILED DESCRIPTION OF THE INVENTION

The III-V compound semiconductor utilized in the semiconductor of the present invention is characterized in that the full width at half maximum of the (0004) reflection X-ray rocking curve of the second III-V compound

semiconductor is 700 seconds or less regardless of the direction of X-ray incidence.

Further, the present invention is characterized in that the upper surface of the pattern formed from a material different from the first III-V compound semiconductor and the second III-V compound semiconductor has almost no contact with the crystal grown over the pattern. Though the reason is not clear at present, it is believed that the occurrence of low angle grain boundaries is suppressed when the pattern does not contact the crystal regrown over it.

In some previous examples, voids were formed on the pattern, creating a gap between the pattern and the regrown layer, but even in such cases, voids are formed after the so-called overgrowth, i.e., after the regrown layer is more or less overgrown to contact the pattern. By contrast, the present invention is characterized in that overgrowth of the regrown layer is almost not observed on the pattern.

A more specific description of the present invention will be given below.

Materials having a certain degree of durability during the regrowth of the compound semiconductor are preferable for use as the material for the pattern used in the present invention. That is, if the material vanishes by evaporation or is deformed by melting in the regrowth atmosphere or at the regrowth temperature before starting regrowth on the

sample with the pattern formed thereon, it is difficult to perform the intended regrowth with good reproducibility.

However, since the regrown layer is not overgrown on the pattern of the present invention, roughing of the pattern surface, separation from the base layer, etc. do not occur at least during the early stage of the regrowth, and the effect of the present invention may not be impaired significantly.

More specifically, the sample is exposed to an atmosphere such as ammonium during the regrowth, and materials that can be used under such conditions include such elements as W (tungsten), Re (rhenium), Mo (molybdenum), Cr (chromium), Co (cobalt), Si (silicon), gold, Zr (zirconium), Ta (tantalum), Ti (titanium), Nb (niobium), nickel, platinum, V (vanadium), Hf (hafnium), and Pd (palladium), and such compounds as BN (boron nitride) and SiN_x (silicon nitride) including such as Si_3N_4 , and nitrides such as tungsten nitride, titanium nitride, zirconium nitride, hafnium nitride, vanadium nitride, niobium nitride, tantalum nitride, chromium nitride, molybdenum nitride, rhenium nitride, iron nitride.

A pattern of a lamination of at least two layers where contacting layers in the lamination are made of different materials from each other may be used in the present invention.

Specifically, a pattern of a lamination which includes a layer made of W and a layer made of a material other than W

may be used. Further, materials with which it is not easy to fabricate the structure of the present invention, such as SiO_2 , or which is not stable under the regrowth conditions may be used as a material of a layer in the lamination which is different from W.

Prior known pattern geometries can be used for the pattern of the present invention. Specific examples include a pattern generally called the line/space pattern in which stripes of a predetermined width are arranged parallel to each other, one separated from another by an opening of a predetermined width, and a pattern that partially exposes the base layer through circular or polygonal openings. These pattern geometries can be selected for use by considering the regrowth conditions, pattern material, etc.

In the case of the line/space pattern, the pattern width is preferably not smaller than $0.05 \mu\text{m}$ and not larger than $20 \mu\text{m}$. If the pattern width is smaller than $0.05 \mu\text{m}$, the effect of the invention for reducing the defect density is not sufficient. On the other hand, if it is larger than $20 \mu\text{m}$, the time required to bury the pattern becomes too long and is not practicable. For the same reason, in the case of the pattern having circular or polygonal openings, the distance between openings is preferably not smaller than $0.05 \mu\text{m}$ and not larger than $20 \mu\text{m}$.

In the case of the line/space pattern, the width of

the space (the opening through which the base layer is exposed) is preferably not smaller than $0.01 \mu\text{m}$ and not larger than $20 \mu\text{m}$. If the space width is smaller than $0.01 \mu\text{m}$, with the current semiconductor process it is difficult to produce a practicably accurate shape, which is not desirable. On the other hand, if it is larger than $20 \mu\text{m}$, the effect of the invention for reducing defects is not sufficient. For the same reason, in the case of the pattern having circular or polygonal openings, the opening size is preferably not smaller than $0.01 \mu\text{m}$ and not larger than $20 \mu\text{m}$.

In the case of the line/space pattern geometry, the stripe direction is not specifically limited, but there are cases in which the effect of defect reduction by the regrowth varies depending on the stripe direction. In such cases, an appropriate direction can be selected by considering the pattern geometry, pattern material, regrowth conditions, etc.

Known techniques such as evaporation, sputtering, chemical vapor deposition (CVD), or plating can be used for the formation of the pattern. Also the pattern of a compound material can be formed by chemical reaction of a film formed prior to the chemical reaction. An example of this technique is to form a tungsten nitride film by annealing a tungsten film in an atmosphere including ammonia. The film thickness of the pattern can be determined by considering practical

durability and productivity. In the case of W, the thickness is not smaller than 2 nm and not greater than 5 μ m.

The HVPE method or the MOVPE method can be employed as the method of crystal growth used for the regrowth in the present invention. The HVPE method can be used advantageously in the present invention since it can provide a high growth rate and can produce a good crystal in a short period of time. The MOVPE method can also be used advantageously in the present invention since uniform crystal growth can be performed on a large number of substrates.

The conditions for the regrowth include temperature, pressure, carrier gas, and raw material. Known conditions can be used for the regrowth. More specifically, if In is not contained as a constituent element, the regrowth temperature is preferably not lower than 600°C and not higher than 1200°C, though it depends on the properties of the compound semiconductor to be grown. If the regrowth temperature is lower than 600°C or higher than 1200°C, it is difficult to obtain a good crystal by regrowth. Further, if the compound semiconductor contains In as a constituent element, since its thermal stability degrades, the regrowth temperature is preferably not lower than 600°C and not higher than 900°C.

The growth pressure that can be used for the regrowth in the present invention is not lower than 100 Pa. If the pressure for the regrowth is lower than 100 Pa, it is difficult

to obtain a good crystal. The pressure is preferably 500 Pa or higher, and more preferably 1000 Pa or higher.

Crystallinity tends to improve as the growth pressure increases, but generally, MOVPE equipment or HVPE equipment used for crystal growth is industrially not used with very high growth pressures; therefore, the growth pressure for the regrowth is preferably 10 atmospheres or lower.

Carrier gases that can be used for the regrowth in the present invention includes hydrogen, nitrogen, helium, argon, etc. which are conventionally used in MOVPE or HVPE.

The following raw materials can be used for the fabrication of the III-V compound semiconductor of the present invention, by the MOVPE method.

Group III materials that can be used include: trialkyl gallium expressed by the general formula $R_1R_2R_3Ga$ (where R_1 , R_2 , and R_3 denote lower alkyl radicals), such as trimethyl gallium $[(CH_3)_3Ga]$, hereinafter sometimes designated as TMG] and triethyl gallium $[(C_2H_5)_3Ga]$, hereinafter sometimes designated as TEG]; trialkyl aluminum expressed by the general formula $R_1R_2R_3Al$ (where R_1 , R_2 , and R_3 denote lower alkyl radicals), such as trimethyl aluminum $[(CH_3)_3Al]$ and triethyl aluminum $[(C_2H_5)_3Al]$, hereinafter sometimes designated as TEA]; trimethylaminealane $[(CH_3)_3N: AlH_3]$; and trialkyl indium expressed by the general formula $R_1R_2R_3In$ (where R_1 , R_2 , and R_3 denote lower alkyl radicals), such as

0933707-031000

trimethyl indium $[(CH_3)_3In]$, hereinafter sometimes designated as TMI] and triethyl indium $[(C_2H_5)_3In]$. These materials are used alone or in combinations thereof.

Group V materials include, for example, ammonium, hydrazine, methylhydrazine, 1,1-dimethylhydrazine, 1,2-dimethylhydrazine, t-butylamine, and ethylenediamine. These materials are used alone or in combinations thereof.

Of these materials, ammonium and hydrazine are advantageous since these elements do not contain carbon atoms and therefore minimize carbon contamination of the semiconductor, and ammonium is the more preferable because of ease of handling.

Si, Ge, or O is used as the n-type dopant for the III-V compound semiconductor. Of these dopants, Si is preferable, since it is easy to make a low resistance n-type material and since a raw material of high purity can be obtained. Raw materials that can be used for Si doping include, for example, silane (SiH_4), disilane (Si_2H_6), and monomethylsilane ($Si(CH_3)H_3$).

The following raw materials can be used for the fabrication of the III-V compound semiconductor of the instant invention, by the HVPE method.

As the group III materials, GaCl and InCl can be produced by making a hydrogen chloride gas react with metals Ga and In, respectively. GaCl and InCl can also be produced by making a hydrogen chloride gas react at high temperatures

monochlorosilane (SiH_3Cl) and dichlorosilane (SiH_2Cl_2).

In the present invention, depending on the pattern making conditions and regrowth conditions, there can occur cases where a depression is formed in the surface of the layer of the first III-V compound semiconductor after the regrowth.

There are cases where the formation of such a depression can be suppressed by using as the first III-V compound semiconductor a III-V compound semiconductor expressed by the general formula $\text{In}_u\text{Ga}_v\text{Al}_w\text{N}$ ($0 \leq u < 1$, $0 \leq v < 1$, $0 < w \leq 1$, $u + v + w = 1$). In specific terms, the AlN composition ratio (the value of w in the above general formula) is 1% or greater, and preferably 5% or greater. In specific terms, the thickness of the first III-V compound semiconductor layer is 0.3 nm or greater, and preferably 1 nm or greater. Generally, the effect of suppressing the formation of depressions during regrowth increases as the AlN composition ratio or the thickness of the first III-V compound semiconductor layer increases, but at the same time, the crystallinity of the first III-V compound semiconductor tends to decrease; therefore, the thickness of the first III-V compound semiconductor layer must be adjusted according to the AlN composition ratio.

EXAMPLES

Example 1, Comparative Example 1

First, the base crystal was prepared in the following

half maximum increases up to 750 seconds or greater (see Figure 2B). This means that the crystal regrown on the pattern has variations in crystal orientation relative to the base crystal and the crystallinity is not sufficient compared with the case of the W pattern.

The sample obtained in the first example was cleaved in the direction normal to the pattern, and the cross section was observed under a transmission electron microscope, to confirm that the regrown film was not overgrown over the W pattern.

Example 2

A GaAlN film with reduced defects according to the present invention is formed by regrowth on the pattern having the stripe pattern in the same manner as in the first example.

Suitable layers are formed on top of the GaAlN film, and semiconductor processes such as etching and electrode deposition are repeated to obtain electronic devices such as HEMTs (high electron mobility transistors) or FETs (field effect transistors). These electronic devices have excellent electrical characteristics and reliability because the number of crystal defects contained in the crystal functioning as the device is reduced.

Example 3

A GaAlN film with reduced defects according to the present invention is formed by regrowth on the pattern having

the stripe pattern in the same manner as in the first example.

On top of this GaAlN layer are formed an n-type layer, a layer (light emitting layer) having a smaller band gap than the n-type layer, and a p-type layer, each formed from the compound semiconductor in the order stated, and semiconductor processes such as etching and electrode deposition are repeated to obtain a light emitting device such as a light emitting diode (LED) or a semiconductor laser (LD). These light emitting devices have excellent light emitting characteristics and reliability, especially excellent lift time, because the number of crystal defects contained in the crystal functioning as the device is reduced.

Example 4

GaN was grown to a thickness of 4 μm in the same manner as in the first example, and on top of that, GaAlN was grown.

The AlN composition ratio of this layer was about 15%, and the thickness was 30 nm. On top of this layer was formed a 20-nm thick film of W by electron beam evaporation, and a stripe pattern was formed using conventional photolithography. The stripe direction was $\langle 1-100 \rangle$ direction, and the stripe width and stripe spacing were both 5 μm . Next, regrowth was performed using the MOVPE method. The growth pressure was 40k Pa, and the thickness of the regrown layer was 3 μm . The crystal obtained by the regrowth had a specular surface. The samples obtained in the first

and fourth examples were cleaved in the direction normal to the stripe pattern, and their cross sections were observed under a transmission electron microscope; the results showed that while damage was sometimes observed on the base crystal in the sample obtained in the first example, no damage was observed on the base crystal in the sample obtained in the fourth example.

Example 5

GaN was grown to a thickness of 4 μm in the same manner as in the first example. On this base crystal was deposited a film of SiO_2 to a thickness of 50 to 70 nm by sputtering, on top of which a film of tungsten (W) was deposited to a thickness of 50 nm by sputtering. Then, using conventional photolithography, a stripe pattern was formed on top of that. The stripe direction was $\langle 1-100 \rangle$ and $\langle 11-20 \rangle$ directions. Next, regrowth was performed using a low pressure MOVPE method. The thickness of the regrown film was about 8 μm . The sample thus obtained and the sample obtained in the first example were cleaved in the direction normal to the stripe pattern, and their cross sections were observed under a transmission electron microscope; the results showed that while the formation of depressions below the mask was observed on the sample of the first example, the formation of depressions was greatly reduced in the case of the sample obtained in the fifth example.

Example 6

GaN was grown to a thickness of 4 μm in the same manner as in the first example. On this base crystal was deposited a film of tungsten (W) to a thickness of 20 nm by electron beam evaporation method. This sample was kept at 400 °C for 10 minutes in a hydrogen atmosphere, then at 600 °C for 5 minutes in an atmosphere of mixture of hydrogen gas and ammonia gas, then the temperature was raised to 950 °C in an atmosphere of mixture of hydrogen gas and ammonia gas. Then the sample was cooled down immediately. It was recognized by X-ray photoelectron spectroscopy analysis that tungsten nitride was formed uniformly in the tungsten layer. The mask material thus obtained was patterned and regrowth was performed in the same manner as in the first example. A good buried structure as in the first example was formed. For the atmosphere including ammonia for the thermal treatment may also be mixture of ammonia gas and inert gas other than the mixture of ammonia gas and hydrogen gas which was used in the example.

What is claimed is:

1. A III-V compound semiconductor having a layer formed from a first III-V compound semiconductor expressed by the general formula $\text{In}_u\text{Ga}_v\text{Al}_w\text{N}$ (where $0 \leq u \leq 1$, $0 \leq v \leq 1$, $0 \leq w \leq 1$, $u + v + w = 1$), a pattern formed on said layer from a material different not only from said first III-V compound semiconductor but also from a second III-V compound semiconductor hereinafter described, and a layer formed on said first III-V compound semiconductor and said pattern from said second III-V compound semiconductor expressed by the general formula $\text{In}_x\text{Ga}_y\text{Al}_z\text{N}$ (where $0 \leq x \leq 1$, $0 \leq y \leq 1$, $0 \leq z \leq 1$, $x + y + z = 1$), wherein the full width at half maximum of the (0004) reflection X-ray rocking curve of said second III-V compound semiconductor is 700 seconds or less regardless of the direction of X-ray incidence.

2. A III-V compound semiconductor having a layer formed from a first III-V compound semiconductor expressed by the general formula $\text{In}_u\text{Ga}_v\text{Al}_w\text{N}$ (where $0 \leq u \leq 1$, $0 \leq v \leq 1$, $0 \leq w \leq 1$, $u + v + w = 1$), a pattern formed on said layer from a material different not only from said first III-V compound semiconductor but also from a second III-V compound semiconductor hereinafter described, and a layer formed on said first III-V compound semiconductor and said pattern from said second III-V compound semiconductor expressed by the general formula $\text{In}_x\text{Ga}_y\text{Al}_z\text{N}$ (where $0 \leq x \leq 1$, $0 \leq y \leq 1$, $0 \leq z \leq 1$,

x + y + z = 1), wherein an upper surface of said pattern is not in contact with said second III-V compound semiconductor.

3. A III-V compound semiconductor as set fourth in claim 1 or 2, wherein said pattern is formed from W.

4. A III-V compound semiconductor as set fourth in claim 1 or 2, wherein the first III-V compound semiconductor is expressed by the general formula $\text{In}_u\text{Ga}_v\text{Al}_w\text{N}$ (where $0 \leq u \leq 1$, $0 \leq v \leq 1$, $0.01 \leq w \leq 1$, $u + v + w = 1$).

5. A III-V compound semiconductor as set fourth in claim 1 or 2, wherein said pattern is a lamination comprising at least two layers which are contacting each other and made of different materials.

6. A III-V compound semiconductor as set fourth in claim 5, wherein said pattern is a lamination comprising at least a layer made of W and a layer made of a material other than W.

7. A III-V compound semiconductor as set fourth in claim 5, wherein said pattern is a lamination comprising at least a layer made of W and a layer made of SiO_2 .

8. An electronic device comprising the III-V compound semiconductor as set fourth in claim 1 or 2.

9. A light emitting device comprising the III-V compound semiconductor as set fourth in claim 1 or 2.

ABSTRACT OF THE DISCLOSURE

Provided is a III-V compound semiconductor having a layer formed from a first III-V compound semiconductor expressed by the general formula $\text{In}_u\text{Ga}_v\text{Al}_w\text{N}$ (where $0 \leq u \leq 1$, $0 \leq v \leq 1$, $0 \leq w \leq 1$, $u + v + w = 1$), a pattern formed on the layer from a material different not only from the first III-V compound semiconductor but also from a second III-V compound semiconductor hereinafter described, and a layer formed on the first III-V compound semiconductor and the pattern from the second III-V compound semiconductor expressed by the general formula $\text{In}_x\text{Ga}_y\text{Al}_z\text{N}$ (where $0 \leq x \leq 1$, $0 \leq y \leq 1$, $0 \leq z \leq 1$, $x + y + z = 1$), wherein the full width at half maximum of the (0004) reflection X-ray rocking curve of the second III-V compound semiconductor is 700 seconds or less regardless of the direction of X-ray incidence. In the III-V compound semiconductor, which is a high quality semiconductor, the occurrence of low angle grain boundaries is suppressed.

Figure 2A




Figure 2B

